Improved application of surge capacitors for TRV reduction when clearing capacitor bank faults

Document Type

Article

Publication Date

10-1-2010

Abstract

Current-limiting reactors are placed in series with capacitor banks to limit the rate of rise of current to the values specified in the circuit breaker (CB) standards. But this arrangement has created capacitor bank failures when attempting to clear faults in between the reactor and the capacitor bank. After detailed analyses of failures, solutions have been proposed by researchers: 1) Add a surge capacitor to ground on the capacitor bank side of the breaker and 2) add a surge capacitor across the reactor. These surge capacitors are sized based on the stray capacitances of the bus, the reactor, the circuit breaker, and on the maximum-available fault current at the substation. This paper presents a simplified means of sizing the surge capacitors for method 2), based only on the CB's interrupting current rating and reactor size. This eliminates the need for and uncertainty of stray capacitance values. Also, the design does not need to be revisited when grid enhancements increase the available fault current at a substation. A standard surge protection package, which can also be applied to existing installations, is proposed. This new approach has been verified with studies using Electromagnetic Transients Program/Alternative Transients Program. © 2010 IEEE.

Publication Title

IEEE Transactions on Power Delivery

Link to Full Text

Share

COinS