Download Full Text (1.2 MB)


Micro-architecture designs and methods are provided. A computer processing architecture may include an instruction cache for storing producer instructions, a half-instruction cache for storing half instructions, and eager shelves for storing a result of a first producer instruction. The computer processing architecture may fetch the first producer instruction and a first half instruction; send the first half instruction to the eager shelves; based on execution of the first producer instruction, send a second half instruction to the eager shelves; assemble the first producer instruction in the eager shelves based on the first half instruction and the second half instruction; and dispatch the first producer instruction for execution.

Patent Number

US 11,188,337 B2


The Florida State University Research Foundation, Inc.


Michigan Technological University

Date Filed


Certificate of Correction


Issue Date



For the most up-to-date information about this patent, including the availability of Certificates of Correction, be sure to check the United States Patent and Trademark Office's free, publicly accessible database: Patent Public Search

Micro-architecture designs and methods for eager execution and fetching of instructions



To view the content in your browser, please download Adobe Reader or, alternately,
you may Download the file to your hard drive.

NOTE: The latest versions of Adobe Reader do not support viewing PDF files within Firefox on Mac OS and if you are using a modern (Intel) Mac, there is no official plugin for viewing PDF files within the browser window.