Download Full Text (1.2 MB)
Micro-architecture designs and methods are provided. A computer processing architecture may include an instruction cache for storing producer instructions, a half-instruction cache for storing half instructions, and eager shelves for storing a result of a first producer instruction. The computer processing architecture may fetch the first producer instruction and a first half instruction; send the first half instruction to the eager shelves; based on execution of the first producer instruction, send a second half instruction to the eager shelves; assemble the first producer instruction in the eager shelves based on the first half instruction and the second half instruction; and dispatch the first producer instruction for execution.
US 11,188,337 B2
The Florida State University Research Foundation, Inc.
Michigan Technological University
Certificate of Correction
Whalley, David and Onder, Soner, "Micro-architecture designs and methods for eager execution and fetching of instructions" (2021). Michigan Tech Patents. 154.