Instruction wake-up in wide issue superscalars
Department of Computer Science
While the central window implementation in a superscalar processor is an effective approach to waking up ready instructions, this implementation does not scale to large instruction window sizes. We propose a new wake-up algorithm that dynamically associates explicit wake-up lists with executing instructions according to the dependences between instructions. Instead of repeatedly examining a waiting instruction for wake-up till it can be issued, this algorithm identifies and considers for wake-up a fresh subset of waiting instructions from the instruction window in each cycle. The direct wake-up microarchitecture (DWMA) that we present is able to achieve approximately 80%, 75% and 63% of the performance of a central window processor at high issue widths of 8, 16 and 32 respectively.
European Conference on Parallel Processing
Instruction wake-up in wide issue superscalars.
European Conference on Parallel Processing, 418-427.
Retrieved from: https://digitalcommons.mtu.edu/michigantech-p/892