Large-scale flip-chip power grid reduction with geometric templates
Realizable power grid reduction becomes key to efficient design and verification of nowadays large-scale power delivery networks (PDNs). Existing state-of-the-art realizable reduction techniques for interconnect circuits, such as TICER algorithm, can not be well suited for effective power grid reductions, since reducing the mesh-structured power grids by TICER's nodal elimination scheme may introduce excessive number of new edges in the reduced grids that can be even harder to solve than the original grid due to the drastically increased sparse matrix density. In this work, we present a novel geometric template based reduction technique for reducing large-scale flip-chip power grids. Our method first creates geometric template according to the original power grid topology and then perfonns novel iterative grid corrections to improve the accuracy by matching the electrical behaviors of the reduced template grid with the original grid. Our experimental results show that the proposed reduction method can reduce industrial power grid designs by up to 95% with very satisfactory solution quality. © 2013 EDAA.
Proceedings -Design, Automation and Test in Europe, DATE
Large-scale flip-chip power grid reduction with geometric templates.
Proceedings -Design, Automation and Test in Europe, DATE, 1679-1682.
Retrieved from: https://digitalcommons.mtu.edu/michigantech-p/3283