Planarization of a CMOS die for an integrated metal MEMS

Document Type

Conference Proceeding

Publication Date



This paper describes a planarization procedure to achieve a flat CMOS die surface for the integration of a MEMS metal mirror array. The CMOS die for our device is 4 mm × 4 mm and comes from a commercial foundry. The initial surface topography has 0.9 μm bumps from the aluminum interconnect patterns that are used for addressing the individual micro mirror array elements. To overcome the tendency for tilt error in the planarization of the small CMOS die, our approach is to sputter a thick layer of silicon nitride (2.2 μm) at low temperature and to surround the CMOS die with dummy pieces to define the polishing plane. The dummy pieces are first lapped down to the height of the CMOS die, and then all pieces are polished. This process reduces the 0.9 μm height of the bumps to less than 25 nm.

Publication Title

Proceedings of SPIE - The International Society for Optical Engineering