LaZy superscalar
Document Type
Article
Publication Date
6-2015
Department
Department of Computer Science; Center for Scalable Architectures and Systems
Abstract
LaZy Superscalar is a processor architecture which delays the execution of fetched instructions until their results are needed by other instructions. This approach eliminates dead instructions and provides the necessary means to fuse dependent instructions across multiple control dependencies by explicitly tracking control and data dependencies through a matrix based scheduler. We present this novel redesign of scheduling, recovery and commit mechanisms and evaluate the performance of the proposed architecture. Our simulations using Spec 2006 benchmark suite indicate that LaZy Superscalar can achieve significant speed-ups while providing respectable power savings compared to a conventional superscalar processor.
Publication Title
ACM SIGARCH Computer Architecture News
Recommended Citation
Aşılıoğlu, G.,
Jin, Z.,
Köksal, M.,
Javeri, O.,
&
Onder, S.
(2015).
LaZy superscalar.
ACM SIGARCH Computer Architecture News,
43(3S).
http://doi.org/10.1145/2872887.2750409
Retrieved from: https://digitalcommons.mtu.edu/michigantech-p/1163