A framework for verification of SystemC TLM programs with model slicing: a case study
Department of Computer Science, Center for Scalable Architectures and Systems
In this paper, we evaluate the effectiveness of model slicing to provide assurance about correctness of SystemC TLM programs. The need for such assurance is important since SystemC has become a de-facto standard for building systems with hardware/software co-design. Existing approaches that enable one to transform the given SystemC TLM program into an UPPAAL model that can be verified suffer from models that result in state space explosion. This problem becomes even more complex when verifying fault-tolerance. Model slicing has the potential to provide a solution to this problem. Therefore, we focus on developing a model slicer that extends existing work on model slicing and combines it with tools to generate UPPAAL models from SystemC TLM programs and tools to add the impact of faults to those UPPAAL models. The experimental results show that with the proposed framework, the designer is capable of verifying even very complex SystemC TLM models, which would have been impossible without the proposed approach.
Proceedings of the 53rd Annual Design Automation Conference
Kulkarni, S. S.
A framework for verification of SystemC TLM programs with model slicing: a case study.
Proceedings of the 53rd Annual Design Automation Conference.
Retrieved from: https://digitalcommons.mtu.edu/michigantech-p/1140